## **Document Title**

256Kx16 Bit High Speed Static RAM(5V Operating), Revolutionary Pin out. Operated at Commercial, Extended and Industrial Temperature Ranges.

## **Revision History**

RevNo.	<u>History</u>			Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with D	Design Target.		Jun. 14th, 1996	Design Target
Rev. 0.5	0.2. Delete 12ns pa 0.3. Relax D.C and with the test co 0.3.1. Insert Icc increased	n Target to Preliminary. rt but add 17ns part. A.C parameters and insert	, ,	Sep. 16th, 1996	Preliminary
Rev. 1.0	1.3. Update D.C par Items Icc 1.4. Add the test cor	ary. ameter with the test condit rameters. Previous spec. (15/17/20ns part) 280/275/270mA Indition for VOH1 with Vcc=5	Updated spec. (15/17/20ns part) 210/205/200mA 5V±5% at 25°C.	Jun. 5th, 1997	Final
Rev.2.0	2.1 Add extended a	nd industrial temperature r	ange parts.	Feb. 25th, 1998	Final
Rev.2.1	Add 44-TSOP2 Pac	kage.		Dec. 14th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



### 256K x 16 Bit High-Speed CMOS Static RAM

#### **FEATURES**

- Fast Access Time 15, 17, 20ns(Max.)
- Low Power Dissipation

Standby (TTL) : 50mA(Max.) (CMOS) : 10mA(Max.)

Operating K6R4016C1A-15: 210mA(Max.) K6R4016C1A-17: 205mA(Max.) K6R4016C1A-20: 200mA(Max.)


- Single 5.0V±10% Power Supply
- TTL Compatible Inputs and Outputs
- I/O Compatible with 3.3V Devices
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- Center Power/Ground Pin Configuration
- Data Byte Control ; LB: I/O1~ I/O8, UB: I/O9~ I/O16
- Standard Pin Configuration

K6R4016C1A-J: 44-SOJ-400 K6R4016C1A-T: 44-TSOP2-400BF

### ORDERING INFORMATION

K6R4016C1A-C15/C17/C20	Commercial Temp.
K6R4016C1A-E15/E17/E20	Extended Temp.
K6R4016C1A-I15/I17/I20	Industrial Temp.


### **FUNCTIONAL BLOCK DIAGRAM**



#### **GENERAL DESCRIPTION**

The K6R4016C1A is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The K6R4016C1A uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control(UB, LB). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R4016C1A is packaged in a 400mil 44-pin plastic SOJ or TSOP(II) forward.

### PIN CONFIGURATION (Top View)



### **PIN FUNCTION**

Pin Name	Pin Function
A0 - A17	Address Inputs
WE	Write Enable
CS	Chip Select
ŌĒ	Output Enable
LB	Lower-byte Control(I/O1~I/O8)
UB	Upper-byte Control(I/O9~I/O16)
I/O1 ~ I/O16	Data Inputs/Outputs
Vcc	Power(+5.0V)
Vss	Ground
N.C	No Connection



### **ABSOLUTE MAXIMUM RATINGS\***

Parar	meter	Symbol	Rating	Unit
Voltage on Any Pin Relative	to Vss	VIN, VOUT	-0.5 to 7.0	V
Voltage on Vcc Supply Rela	tive to Vss	Vcc	-0.5 to 7.0	V
Power Dissipation		PD	1.0	W
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature	Commercial	TA	0 to 70	°C
	Extended	TA	-25 to 85	°C
	Industrial	TA	-40 to 85	°C

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### RECOMMENDED DC OPERATING CONDITIONS\*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.2	-	Vcc + 0.5**	V
Input Low Voltage	VIL	-0.5*	-	0.8	V

<sup>\*</sup> The above parameters are also guaranteed at extended and industrial temperature ranges.

### DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=5.0V±10%, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	lu	Vin=Vss to Vcc	N=Vss to Vcc			μΑ
Output Leakage Current	ILO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc			2	μΑ
Operating Current	Icc	Min. Cycle, 100% Duty	15ns	-	210	mA
		CS=VIL, VIN=VIH or VIL, IOUT=0mA	17ns	-	205	
			20ns	-	200	
Standby Current	ISB	Min. Cycle, CS=Vін	-	50	mA	
	ISB1	f=0MHz, CS≥Vcc-0.2V, Vin≥Vcc-0.2V or Vin≤0.2V		-	10	mA
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Voн	IoH=-4mA		2.4	-	V

<sup>\*</sup> The above parameters are also guaranteed at extended and industrial temperature ranges.

### **CAPACITANCE**\*(TA=25°C, f=1.0MHz)

Item	Symbol Test Condition		MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	7	pF

<sup>\*</sup> Capacitance is sampled and not 100% tested.



<sup>\*\*</sup> VIL(Min) = -2.0V a.c(Pulse Width  $\leq 10ns$ ) for  $I \leq 20mA$ .


<sup>\*\*\*</sup> VIH(Max) = Vcc + 2.0V a.c (Pulse Width  $\leq 10ns$ ) for  $I \leq 20mA$ .

# AC CHARACTERISTICS (TA=0 to $70^{\circ}$ C, Vcc=5.0V±10%, unless otherwise noted.) TEST CONDITIONS\*


Parameter	Value			
Input Pulse Levels	0V to 3V			
Input Rise and Fall Times	3ns			
Input and Output timing Reference Levels	1.5V			
Output Loads	See below			

<sup>\*</sup> The above parameters are also guaranteed at extended and industrial temperature ranges.

Output Loads(A)



Output Loads(B) for thz, tLz, twhz, tow, toLz & toHz



<sup>\*</sup> Including Scope and Jig Capacitance

### **READ CYCLE\***

Parameter	Comple al	K6R401	6C1A-15	K6R4016C1A-17		K6R4016C1A-20		Unit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	trc	15	-	17	-	20	-	ns
Address Access Time	taa	-	15	-	17	-	20	ns
Chip Select to Output	tco	-	15	-	17	-	20	ns
Output Enable to Valid Output	toe	-	7	-	8	-	9	ns
UB, LB Access Time	tBA	-	7	-	8	-	9	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	toLz	0	-	0	-	0	-	ns
UB, LB Enable to Low-Z Output	tBLZ	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	9	ns
Output Disable to High-Z Output	tonz	0	7	0	8	0	9	ns
UB, LB Disable to High-Z Output	tвнz	0	7	0	8	0	9	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns

<sup>\*</sup> The above parameters are also guaranteed at extended and industrial temperature ranges.




### WRITE CYCLE\*

Parameter	Symbol	K6R4016C1A-15		K6R4016C1A-17		K6R4016C1A-20		Unit
Parameter	Syllibol	Min	Max	Min	Max	Min	Max	Oille
Write Cycle Time	twc	15	-	17	-	20	-	ns
Chip Select to End of Write	tcw	12	-	13	-	14	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	taw	12	-	13	-	14	-	ns
Write Pulse Width(OE High)	twp	12	-	13	-	14	-	ns
Write Pulse Width(OE Low)	twP1	15	-	17	-	20	-	ns
UB, LB Valid to End of Write	tBW	12	-	13	-	14	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	7	0	8	0	9	ns
Data to Write Time Overlap	tow	8	-	9	-	10	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

<sup>\*</sup> The above parameters are also guaranteed at extended and industrial temperature ranges.


### **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS} = \overline{OE} = V_{IL}$ ,  $\overline{WE} = V_{IH}$ ,  $\overline{UB}$ ,  $\overline{LB} = V_{IL}$ )






### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



#### NOTES(READ CYCLE)


- WE is high for read cycle.
   All read cycle timing is referenced from the last valid address to the first transition address.
   thz and tohz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to Voh or Vol
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=ViL
- 7. Address valid prior to coincident with  $\overline{\text{CS}}$  transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

### TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)






### TIMING WAVEFORM OF WRITE CYCLE(2) (OE =Low fixed)




## TIMING WAVEFORM OF WRITE CYCLE(3) $(\overline{\text{CS}}=\text{Controlled})$





### TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the <u>last valid</u> add<u>ress</u> to the first transition address.
  2. A write occurs during the overlap of a low <u>CS,WE,LB</u> and <u>UB. A</u> write begins at the latest transition <u>CS</u> going low and <u>WE</u> going low; A write ends at the earliest transition  $\overline{\text{CS}}$  going high or  $\overline{\text{WE}}$  going high. twp is measured from the beginning of write to the
- 3. tcw is measured from the later of  $\overline{\text{CS}}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as  $\overline{\text{CS}}$  or  $\overline{\text{WE}}$  going high.
- 6. If  $\overline{OE}$ ,  $\overline{CS}$  and  $\overline{WE}$  are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

  8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When  $\overline{CS}$  is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

### **FUNCTIONAL DESCRIPTION**

cs	WE	OE	LB	UB	Mode	I/O Pin		Supply Current
S	VV C	OE	LB	UB	Wode	I/O1~I/O8	I/O9~I/O16	Supply Current
Н	Х	X*	X	Х	Not Select	High-Z	High-Z	ISB, ISB1
L	Н	Н	Х	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	Н	Н				
L	Н	L	L	Н	Read	Douт	High-Z	Icc
			Н	L		High-Z	Dout	
			L	L		Douт	Dout	
L	L	Х	L	Н	Write	Din	High-Z	Icc
			Н	L		High-Z	Din	
			L	L		Din	DIN	

<sup>\*</sup> X means Don't Care.



### **PACKAGE DIMENSIONS**

Units:millimeters/Inches

### 44-SOJ-400

